Research Report

Compiler/Architecture Interaction in a Tree-based VLIW processor


IBM Research Division
T.J. Watson Research Center
P.O. Box 218
Yorktown Heights, NY 10598
Abstract

This paper describes a compilation and simulation environment designed to explore the interaction among compiler and architecture for the case of a tree-based very-long instruction word (VLIW) processor. The environment is characterized by its flexibility and fast turn-around time, allowing the exploration of architecture/compiler trade-offs in several dimensions over complete execution runs of standard benchmarks. CHAMELEON, our research compiler, uses state-of-the-art optimizing techniques to extract and exploit instruction-level parallelism. FORESTA, the VLIW architecture, has an instruction set which is based on the PowerPC architecture. Results reported in the paper demonstrate the suitability of the environment for the purposes of evaluating trade-offs; in particular, the interactions arising from the availability of three-input instructions in the architecture are discussed. The exploration of such interactions has led to the development of some novel ideas in the architecture as well as in the compiler.

1. Introduction

The design of a new processor architecture and its associated compiler is a complex process. For a given set of requirements, designers must

- determine what attributes are important and necessary;
- design an architecture implementing such attributes; and
- fulfill implementation and cost constraints.

In general, the design process is an iterative one: features are proposed, required changes are introduced to the design environment, and the effectiveness/performance of the features is evaluated. Such a process, which requires adequate tools for simulation and performance measurement, is necessary due to the ever tighter interaction among compiler and architecture. Consequently, the tools used should be efficient, allow experimentation with realistic workloads, be easy to reconfigure, and permit the evaluation of a variety of features.

We have been researching the viability of a very-long instruction word (VLIW) architecture in the context of PowerPC and the AIX operating system. We have been studying the potential features of such a new architecture for exploiting instruction-level parallelism (ILP), the appropriate compiler algorithms, and the interaction among compiler and architecture. The objective has been the development of a compiler/architecture which reaches new levels of ILP in branch-intensive programs. For these purposes, we have developed an experimental environment which provides reasonably fast turn-around time from compilation to simulation, so that compiler/architecture trade-offs are analyzed over complete execution runs [1]. Our tools have similar properties to those available in other simulation environments [2-3], but a combination of features make ours unique, including:

- highly modular organization;
- fast turn-around time for introducing optimizations to the compiler;
- fast turn-around time from compilation to simulation;
- integration of simulator, trace generation, and trace-driven timing analysis;
- timing complete execution of programs without the need for storing traces;
- different levels of accuracy, with more accurate results requiring longer simulation time;
- applicability to any type of processor architecture or micro-architecture, but particularly well suited to modeling wide-issue processors such as VLIW due to lower simulation overhead.

In this paper, we describe our environment for compiler/architecture interaction in the context of our target VLIW processor. We focus on features of the instruction-set architecture and their relationship with compiler optimization algorithms. The relevance of the environment for experimental evaluation is described, emphasizing its ability to quickly incorporate and evaluate new features. Quantitative
results reported illustrate the abilities (or limitations) of the compiler to exploit the architectural features considered. In practice, the environment allows evaluating alternative features over realistic workloads; programs such as the SPECint benchmark suite and a set of AIX utilities are simulated in their entirety. Simulation executables typically run only 10 to 15 times slower than the optimized native PowerPC code for the same program; this level of performance in the simulator makes possible carrying out complete experiments on a regular basis, without having to resort to simplifications to reduce their turn-around time.

The rest of the paper is organized as follows. We first summarize relevant features of our environment. In Section 3, we briefly summarize the basic properties of FORESTA, our tree-based VLIW architecture, and in Section 4 we describe significant aspects of CHAMELEON, the optimizing compiler. Then, we describe architecture/compiler interactions which are possible, illustrating some of them with quantitative results. We finalize with some observations regarding the interactions among compiler and architecture as perceived in our context.

2. The development and simulation environment

Our development and simulation environment has been built around the architecture/compiler interaction, leading to two paths as depicted in Figure 1:

- the exploratory (fast) path, which is characterized by fast turn-around time but only instruction-set architecture performance measurements; and
- the evaluation (slow) path, which is characterized by longer turn-around time but performance measurements that take into account implementation aspects.

As their names imply, each path has a well-defined objective. The exploratory path is used to test new features by modifying the different components of the environment as necessary, and by simulating at the instruction-set architecture level (without taking into account processor implementation issues such as finite size caches, interlocks, and so on). In contrast, the evaluation path focuses on providing accurate performance estimates, including the implementation aspects.

The exploratory path has been built into a simulation environment which comprises two phases, as follows (see Figure 2):

- Preparation phase, in which VLIW assembly language code is translated into PowerPC assembly code which emulates the behavior of the VLIW program (on a file-by-file basis if the program consists of multiple files).

- Simulation phase, in which the VLIW program is simulated, including the collection of run-time profiling information.

This two-phase approach, which is common to many simulation/profiling tools [2], offers several special advantages in our case. For example, due to the same layout of data and procedure call conventions, the preparation phase allows mixing assembly code from the VLIW and PowerPC architectures. Since the translator generates PowerPC assembly
code on a file-by-file basis, it is possible to compile into code for the VLIW architecture only a subset of the source files composing a program, and compile directly into PowerPC assembly code the remaining files. In this way, the program resulting from the preparation phase only emulates and collects performance data for the part of the program which has been compiled for the FORESTA architecture, thus permitting focusing only on critical parts of a program.

As already stated, in this paper we do not address the features of the processor at the implementation level (e.g., alternative processor and memory organizations). However, implementation-related features are easily incorporated into our environment through specific program interfaces between a processor model, a memory model, and the emulated program. A complete description of the simulation environment, including the cycle-by-cycle timing capabilities, is given in [1].

3. FORESTA, a VLIW architecture based on tree-instructions

Branch-intensive programs can be conveniently represented as sequences of tree-instructions [4-5], or simply trees, each of which corresponds to an unlimited multiway branch with multiple branch targets and an unlimited set of primitive operations (see Figure 3).

The multiway branch is associated with the internal nodes of the tree, whereas the operations are associated with the arcs. The multiway branch is the result of a set of binary tests on condition registers: the left outgoing arc from a tree node corresponds to the false outcome of the associated test, and the right outgoing arc corresponds to its true outcome. All operations and the multiway branch are independent and executable in parallel.

Based on the evaluation of the multiway branch, a single path within a tree-instruction is selected at execution time as the taken path (a tree-path starts from the root of the tree and ends in a branch target). Operations on the taken path are executed to completion, and their results placed in the corresponding destinations (registers or storage locations). In contrast, operations not on the taken path of the multiway-branch are inhibited from committing their results.

In FORESTA, our VLIW architecture [6], each tree-instruction is represented in main storage as a contiguous sequence of primitive operations which is obtained from the depth-first traversal of the tree; in contrast to traditional VLIW processors, this representation does not use no-ops in the encoding of programs. All possible next tree-instructions for a given tree are stored as a block in adjacent memory locations. This representation allows achieving binary compatibility among different implementations of this architecture, each with varying degrees of parallel execution capabilities, by allowing the...
The primitive operations in FORESTA are based on the PowerPC architecture [8]; deviations from the PowerPC instruction set include:

- larger register set than the 32 general-purpose, 32 floating-point, 8 condition registers* available in the PowerPC architecture;
- support for speculative non-trapping load operations;
- some complex operations have been deleted, including rotate-and-mask, update form and indexed load/store, load/store multiple, and string operations;
- the “record” form of operations allows specifying any of the condition registers (instead of the implicit Condition Register 0);
- the displacement field in memory operations has been reduced from 16 to 11 bits;
- the encoding of some operations has been extended to 64 bits;
- some operations can support 32-bit immediate fields;
- some 3-input fixed-point operations have been added, such as add&shift, and&or;
- some support for conditional execution has been added, in the form of conditional move and conditional store operations.

* We treat the condition register fields in the PowerPC Condition Register as separate registers.

4. The Chameleon Compiler

Chameleon, our research compiler (see Figure 4), has been designed to support research into instruction-level parallelism, and to evaluate the benefits of various architectural modifications when exploited through appropriate compiler optimizations. Chameleon, which was designed to target VLIW architectures that execute tree-instructions, is extensively parameterized so that it can target processors with different features, such as issue width, number of functional units, instruction latencies, register set, and so on. Supporting architectural explorations and implementing aggressive optimizations geared towards several different targets implies a compiler in constant state of change. Consequently, the compiler has been designed with support for adding code, verifying the modified compiler, and isolating problems quickly (such mutability has led to its name).

The input to Chameleon is object code (*.o files) produced either by a modified version of xlc, the standard RS/6000 C compiler [9], or a modified version of gcc, the GNU C compiler. The object files are processed by an “object-code translator” that generates an assembly-like sequential representation (*.vinp files). The output from Chameleon is a FORESTA program (tree-instructions) in an assembly language form (*.vasm files), which is either instrumented and translated into PowerPC assembly code (*.s files) that emulates the target FORESTA processor, or is translated into PowerPC assembly code.†

The modifications to xlc and gcc fall into two categories: first, we have turned off phases such as scheduling and loop transformations that would
tend to obscure the original code sequence; second, we have added capabilities to convey information such as alias classes, registers live at function call and function return points, spill locations, etc. The results reported in this paper have all been obtained using \textit{xlc}. Among other benefits, the modified \textit{xlc} allowed us to take advantage of an existing production front-end.

\section*{Optimizations}

\textit{CHAMELEON} has a fairly aggressive suite of optimizations which can be grouped into the following categories (see Figure 5):

\begin{enumerate}
  \item \textbf{Traditional}. These include constant propagation, loop invariant code motion, dead-code elimination, and sub-expression elimination. These optimizations are applied throughout the compilation process. Moreover, since we use the output from \textit{xlc}, we take advantage of \textit{xlc}'s excellent set of traditional optimizations [10].
  \item \textbf{ILP-increasing}. Optimizations designed for increasing the instruction-level parallelism, so that the scheduler can pack instructions more tightly. These include various loop transformations, such as unrolling, re-writing loops with commutative/associative operations (reductions), re-writing cyclic dependences to reduce initiation intervals, and memory disambiguation.
  \item \textbf{Architectural}. Optimizations designed to exploit various architectural extensions. For instance, there is a phase that uses conditional move/store operations to convert if-then-else structures to straight-line code.
\end{enumerate}

\begin{enumerate}
  \item \textit{CHAMELEON} has the ability to use profiling information but it normally uses synthetic branch probabilities produced by a variant of the Ball-Larus heuristics [11]. We take no advantage of inter-procedural analysis;
\end{enumerate}

\footnote{The compiler can also be restricted to directly produce primitive operations complying with the PowerPC architecture; such code is suitable for a wide-issue implementation of the PowerPC architecture.}
even the inter-procedural phase of \texttt{xlc} has been disabled.

The scheduler used by \textsc{Chameleon} is an enhanced version of selective scheduling \cite{5}; as a result, all loops are subject to software pipelining, including those containing multiple paths and other loops. The original selective scheduling algorithm has been considerably modified; the changes include:

\begin{itemize}
  \item examining all instructions in a loop for scheduling (instead of only instructions within a fixed "window");
  \item using heuristics for selecting the slot in which to schedule an instruction (instead of a "greedy" schedule); and
  \item sensitivity to register pressure (not scheduling an instruction if that might cause a register spill).
\end{itemize}

\textbf{Implementation}

\textsc{Chameleon} is table-driven, so that adding a new instruction and/or a new register class requires localized changes. Its intermediate form, the dependence flow graph (DFG) \cite{12}, provides an integrated data/control flow information well suited for incorporating advanced optimizations; such optimizations are, with few exceptions, independent of each other and permutable.

\textsc{Chameleon} is extensively parameterized; everything from the processor resource model to the instruction set is defined through tables, which are usually modifiable at runtime. For instance, primitive operations and their properties are in a table. Thus, adding a new primitive means adding one entry to the table, and possibly an evaluation function. After that, the primitive instruction is accepted by the scanner, scheduled appropriately, and printed out correctly. If the primitive has properties such as associativity and commutativity, optimizations which use these properties are able to use them. Similarly, if the primitive has an evaluation function, the various constant propagation transformations are able to use it.

Transformations are written to be stand-alone. They can be viewed as transformations on the DFG: they accept any possible DFG and transform it into some semantically equivalent DFG. A particular transformation may depend on a previous transformation in terms of the instruction-level parallelism it exposes, but not in terms of correctness. The lack of required ordering enables the application of some subset of all optimizations, in an arbitrary order, speeding up the process of error isolation.

\textsc{Chameleon} has extensive debugging support for reducing the time to isolate and fix programming errors, including built-in data-structure consistency and checking for memory bounds/validity. A non-optimized version of the compiler, with debugging on, can spend up to 2/3 of its execution time in asserts and data-structure integrity validation. There has been a large payoff from this property; when an optimization is implemented incorrectly, it is usually the case that the compiler fails a self-check in the offending optimization rather than producing an incorrectly compiled program. Additionally, even though we use C, we have had no major pointer-related bugs (a minor miracle!).

The area where our compiler differs most from a production compiler is compilation time, though this is the result of conscious decisions. Whenever there was a trade-off among compilation time and other property such as robustness, maintainability, extensibility, performance or programmer’s time, we chose against compilation time. For instance, all algorithms are global: entire interval or function, even for very large functions; we use $O(n^2)$ algorithms where necessary, even for large regions. DFGs, while ideal for implementing optimizations, are more memory intensive than other intermediate forms.

\section{5. Some examples of compiler/architecture interactions}

The range of architecture/compiler interactions which we can be explored in our environment is quite broad. Since we cannot describe the entire range in detail, we list some examples of the architectural features which have been considered and for which compiler algorithms have been developed; these include:

\begin{itemize}
  \item number and type of operations per \texttt{VLIW};
  \item size of the register set;
  \item latencies of operations, including memory operations;
  \item availability/unavailability of specific instructions;
  \item three-input instructions;
  \item conditional move and conditional store instructions;
\end{itemize}

* This is not strictly true; some transformations must be performed after register allocation.
• record form of instructions;
• length of displacement and immediate fields;
• static reordering of ambiguous memory references, with run-time verification of incorrect execution;
• cache prefetch instructions.

We now describe two of these features in detail, namely the exploration of issue-width with larger register set, and the incorporation of three-input operations in the architecture.

### 5.1 Instruction-level parallelism

Typically, studies on VLIW architectures assume a fixed size register set and investigate the effects of increasing the operations per VLIW \[5][13-14]\|. In addition to such studies, we have explored the availability of instruction-level parallelism assuming larger register set for wider-issue implementations. Such trade-offs are easily evaluated in our environment. The compiler is simply invoked with a parameters file describing the features of the target architecture. No changes are required in the translator because that tool is capable of handling very large configurations (1024 registers, unlimited number of operations per VLIW).

We present results for three widths of a VLIW processor that uses all the instruction-set architecture extensions described earlier; the three widths are, respectively, capable of issuing any 8, 12 and 16 instructions per VLIW. The size of the register sets considered are listed in Figure 6a; the experiments reported have been performed using the operation latencies listed in Figure 6b. The programs used are from the SPECint 92 and 95 suites.

Table 1 reports the instruction-level parallelism obtained in the VLIW code for different processor configurations. This table indicates the ratio between the number of instructions executed by a RS/6000 processor running PowerPC code (i.e., with ILP=1) to the number of tree-instructions executed by the FORESTA processor, for the different issue-widths. The PowerPC instruction counts used for these ratios are obtained from compiling the programs with \texttt{xlc} at optimization level \texttt{-O2}.

Note that we compute instruction-level parallelism differently from many other results reported in the literature. Usually, the results reported are obtained by using the same compiler for both the parallel implementation and the sequential implementation. In contrast, the instruction counts for the sequential implementations are obtained using the best compiler available for the PowerPC architecture [10]. This is motivated by our original research goal, namely measuring the potential improvement in instruction-level parallelism in a PowerPC-based VLIW processor over existing PowerPC implementations. As can be inferred from Table 1, even under this stringent condition, the improvement in ILP is comparable to that previously reported in the literature.

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Issue-width</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>8</td>
</tr>
<tr>
<td>compress</td>
<td>4.14</td>
</tr>
<tr>
<td>eqntott</td>
<td>4.79</td>
</tr>
<tr>
<td>espresso</td>
<td>2.58</td>
</tr>
<tr>
<td>gcc</td>
<td>2.36</td>
</tr>
<tr>
<td>li</td>
<td>3.25</td>
</tr>
<tr>
<td>m88ksim</td>
<td>2.70</td>
</tr>
<tr>
<td>go</td>
<td>2.23</td>
</tr>
</tbody>
</table>

Figure 6: Size of register set and latencies in primitive operations

![Table](image-url)
5.2 Three-input operations

Earlier work has shown that it is possible to build hardware that can combine two arithmetic-logical operations into a single one, and analysis of execution traces has indicated that there are opportunities for taking advantage of such combinations [15-16]. For example, an add&shift instruction is a three-input operation that performs the addition of two operands followed by shifting the intermediate result a number of positions specified by a third operand; that is, r5=add&shift r3,r4,r7 is equivalent to rx=add r3,r4 followed by r5=shift rx, r7. In fact, contemporary architectures such as Hewlett-Packard’s PA-RISC [17] have some capabilities of this type. Note that the potential benefit of adding three-input instructions is subject to the capability (or inability) of the compiler to hide the dependency among the corresponding operations as part of the execution of the entire program. Since a VLIW processor is characterized by having many functional units, the execution of an instruction pair as two separate instructions might not be detrimental as long the pair is not in the critical path of the program.

We have explored the benefits of including combined operations in our VLIW architecture. Initially, we considered the following classes of three-input operations (a total of 67 additional instructions):

A: any combination of add/subtract with add/subtract;
S: any combination of add/subtract with shift, or shift with add/subtract;
L: any combination of logical with logical operations.

Moreover, for determining an upper-bound on the potential performance achievable, we have also allowed “recording” forms of each of these combinations (i.e., setting a condition register in addition to the result), as well as specifying an immediate value for one of the operands. Due to encoding constraints, these combinations require using a double-word for their representation in memory.

We first added these three-input operations to the compiler and to the simulator. In CHAMELEON, this required adding an entry for each instruction in the opcode table (six lines), and an evaluation function. The translator was modified to recognize the new operations, decompose them into their two-input components, and emit suitable PowerPC assembly code emulating the new instructions.

The next step was adding the necessary optimizations to CHAMELEON. We made three changes for exploiting the availability of three-input operations:

- added a new phase that combines two operations into a three-input operation when the two operations are in the same basic block;
- modified the scheduling heuristics so that it properly handles the single-cycle latency of a three-input operation, thereby combining instructions when such an action would produce a better schedule; and
- altered the final peephole compaction phase so that combining adjacent VLIWls also recognizes and exploits the three-input operations.

Table 2 depicts the relative gain in instruction-level parallelism arising from this interaction among compiler and architecture, for the case of a processor capable of issuing up to 16 operations per VLIW but restricted to 8 memory operations, 4-way branch, and 2 floating-point operations, and whose register set is 64/64/16 registers. As listed in the table, only some programs exhibit significant gains, whereas other reflect little variation.

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Base ILP</th>
<th>3-in ILP</th>
<th>Gain</th>
</tr>
</thead>
<tbody>
<tr>
<td>compress</td>
<td>4.41</td>
<td>5.38</td>
<td>18.0%</td>
</tr>
<tr>
<td>eqntott</td>
<td>7.88</td>
<td>7.91</td>
<td>0.4%</td>
</tr>
<tr>
<td>espresso</td>
<td>2.78</td>
<td>2.90</td>
<td>4.1%</td>
</tr>
<tr>
<td>gcc</td>
<td>2.65</td>
<td>2.68</td>
<td>1.1%</td>
</tr>
<tr>
<td>li</td>
<td>3.48</td>
<td>3.53</td>
<td>1.4%</td>
</tr>
<tr>
<td>m88ksim</td>
<td>2.80</td>
<td>2.84</td>
<td>1.4%</td>
</tr>
<tr>
<td>go</td>
<td>2.08</td>
<td>2.39</td>
<td>13.0%</td>
</tr>
</tbody>
</table>

Table 3 through Table 5 illustrate the distribution of the most common three-input operations for benchmarks compress, espresso and go, respectively; these benchmarks are the only ones which exhibit real gain from the availability of the new instructions. In these tables, the static instruction count represents the number of occurrences of the specific instruction combinations in the VLIW program, whereas the dynamic ratio corresponds to the ratio among the dynamic count of the specific instruction combina-
tions to the total operations in the entire program (specified either in the taken or in non-taken paths of the tree-instructions).

Table 3: Distribution of three-input operations in benchmark compress

<table>
<thead>
<tr>
<th>Operation</th>
<th>Static instr. count</th>
<th>Dynamic ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>slw,add</td>
<td>45</td>
<td>10.5 %</td>
</tr>
<tr>
<td>add,subf</td>
<td>23</td>
<td>8.1 %</td>
</tr>
<tr>
<td>add,add</td>
<td>56</td>
<td>3.0 %</td>
</tr>
<tr>
<td>srw,add</td>
<td>4</td>
<td>&lt; 0.01 %</td>
</tr>
<tr>
<td>all others</td>
<td>1</td>
<td>0.0 %</td>
</tr>
</tbody>
</table>

Table 4: Distribution of three-input operations in benchmark espresso

<table>
<thead>
<tr>
<th>Operation</th>
<th>Static instr. count</th>
<th>Dynamic ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>add,add</td>
<td>1145</td>
<td>3.5 %</td>
</tr>
<tr>
<td>and,nor</td>
<td>86</td>
<td>1.7 %</td>
</tr>
<tr>
<td>slw,add</td>
<td>1496</td>
<td>1.7 %</td>
</tr>
<tr>
<td>and,add</td>
<td>38</td>
<td>0.5 %</td>
</tr>
<tr>
<td>all others</td>
<td>453</td>
<td>1.2 %</td>
</tr>
</tbody>
</table>

Table 5: Distribution of three-input operations in benchmark go

<table>
<thead>
<tr>
<th>Operation</th>
<th>Static instr. count</th>
<th>Dynamic ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>slw,add</td>
<td>10393</td>
<td>11.6 %</td>
</tr>
<tr>
<td>add,add</td>
<td>947</td>
<td>0.4 %</td>
</tr>
<tr>
<td>add,subf</td>
<td>341</td>
<td>0.2 %</td>
</tr>
<tr>
<td>slw,subf</td>
<td>83</td>
<td>&lt; 0.01 %</td>
</tr>
<tr>
<td>srw,add</td>
<td>1</td>
<td>&lt; 0.01 %</td>
</tr>
</tbody>
</table>

6. Concluding remarks

We have described our environment for studying compiler/architecture interactions, in the context of the FORESTA VLIW architecture, and have illustrated it through the analysis of the effects arising from the availability of three-input instructions in the architecture.

The CHAMELEON compiler uses state-of-the-art techniques to reach new levels of ILP in branch-intensive programs. The compiler and the simulation environment have been developed with the objective of supporting the interaction among compiler and architecture, and have been designed primarily for mutability. The run-time performance of the compiler has been sacrificed in those places where it would have inhibited its suitability for modifications.

The simulation environment provides fast turn-around time from compiler output to simulation results, allowing rapid testing of new compiler algorithms and new architecture features. Simulation executables typically run only 10 to 15 times slower than the optimized native PowerPC code for the same program. This level of performance in the simulator makes possible carrying out complete experiments on a regular basis, without having to store execution traces or other simplifications to reduce turn-around time.

In practice, the environment is allowing us to evaluate alternative architecture/compiler features over realistic workloads. Programs such as the SPECint 92 and 95 benchmark suites and a set of AIX utilities are being simulated in their entirety, for different processor configurations and different compiler algorithms.
Acknowledgments

We thank Brian Hall, Norman Cohen, Richard Goldberg, Peter Oden, and Balaram Sinharoy for their contributions to different parts of CHAMELEON.

References


